## PATENT ABSTRACTS OF JAPAN

(11)Publication number:

09-266229

(43) Date of publication of application: 07.10.1997

(51)Int.CI.

H01L 21/60 H01L 21/56 H01L 23/29 H01L 23/31 H05K 1/18

(21)Application number: 08-073674

(71)Applicant: MATSUSHITA ELECTRIC IND CO

LTD

(22) Date of filing:

28.03.1996


(72)Inventor: BESSHO YOSHIHIRO


## (54) PACKAGING METHOD OF SEMICONDUCTOR DEVICE AND PACKAGED STRUCTURE OF SEMICONDUCTOR DEVICE


#### (57)Abstract:


PROBLEM TO BE SOLVED: To prevent thermal stress from being produced owing to thermal contraction of a resin component, by filling a gap between a semiconductor device and a circuit board with the liquid resin mixture containing an inorganic filler, and hardening the resin mixture in the state where the inorganic mixture is located in the vicinity of a small thermal expansion coefficient member.

SOLUTION: A gap between a semiconductor device 1 and a circuit board 4 is filled with a liquid resin mixture 7. The circuit board 4 is turned over and is heated at temperature of about 150° C to harden the liquid resin mixture 7. The liquid resin mixture 7 contains at least resin 8 and an inorganic filler 9, in which a ratio of the resin 8 and the inorganic filler 9 is adjusted such that a thermal expansion coefficient of the resin mixture 10 after being hardened is coincident with that of a junction 6 of a conductive bonding agent. Further, the hardening is performed in the state wherte the inorganic filler 9 is









displaced to the side of a small thermal expansion coefficient semiconductor device 1.

#### **LEGAL STATUS**

[Date of request for examination]

03.07.1998

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

BEST AVAILABLE COPY

2930186

[Date of registration]

21.05.1999

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

#### \* NOTICES \*

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- In the drawings, any words are not translated.

#### **CLAIMS**

#### [Claim(s)]

[Claim 1] The mounting approach of the semiconductor device characterized by to have the process which is the mounting approach of a semiconductor device of mounting a semiconductor device in the circuit board by face down, and mounts said semiconductor device in said circuit board, the process filled up with the liquefied resin constituent which contains resin and an inorganic filler in the gap of said semiconductor device and said circuit board, and the process which hardens said resin constituent in the condition that said inorganic filler is located near the small member of a coefficient of thermal expansion.

[Claim 2] The mounting approach of the semiconductor device according to claim 1 which hardens said resin constituent in the condition that said inorganic filler is located near said circuit board when the

coefficient of thermal expansion of said semiconductor device is larger than the coefficient of thermal expansion of said circuit board.

[Claim 3] The mounting approach of the semiconductor device according to claim 1 which hardens said resin constituent in the condition that said inorganic filler is located near said semiconductor device when the coefficient of thermal expansion of said semiconductor device is smaller than the coefficient of thermal expansion of said circuit board.

[Claim 4] The mounting approach of a semiconductor device according to claim 1, 2, or 3 of using the specific gravity difference of said resin in said liquefied resin constituent, and said inorganic filler as an approach of positioning said inorganic filler.

[Claim 5] The mounting approach of a semiconductor device according to claim 3 of turning said circuit board over and using the specific gravity difference of said resin and said inorganic filler as an approach of locating said inorganic filler near said semiconductor device.

[Claim 6] The mounting approach of the semiconductor device of five given in any 1 term from claim 1 using the property in which the viscosity of said resin in said liquefied resin constituent falls rapidly in the state of an elevated temperature as an approach of positioning said inorganic filler.

[Claim 7] The mounting approach of a

semiconductor device according to claim 6 of performing positioning of said inorganic filler, and hardening of said liquefied resin constituent at the same process.

[Claim 8] The mounting approach of the semiconductor device of seven given in any 1 term from claim 1 which mounts said semiconductor device in said circuit board using a solder bump.

[Claim 9] The mounting approach of the semiconductor device of seven given in any 1 term from claim 1 which mounts said semiconductor device in said circuit board using electroconductive glue.

[Claim 10] The mounting approach of the semiconductor device of seven given in any 1 term from claim 1 which mounts said semiconductor device in said circuit board using a projection electrode and electroconductive glue.

[Claim 11] The mounting object of the semiconductor device characterized by being in the condition in which the semiconductor device was mounted in the circuit board, was equipped with the resin constituent which contains resin and an inorganic filler in the gap of said semiconductor device and said circuit board, and said inorganic filler in said resin constituent was located near the small member of a coefficient of thermal expansion.

[Claim 12] The mounting object of the semiconductor device according to claim 11 with which it has said resin constituent from which a coefficient of thermal expansion changes perpendicularly to said circuit board.

[Claim 13] The mounting object of the semiconductor device according to claim 11 or 12 which is in the condition in which said inorganic filler in said resin constituent was located near said circuit board when the coefficient of thermal expansion of said semiconductor device is larger than the coefficient of thermal expansion of said circuit board.

[Claim 14] The mounting object of the semiconductor device according to claim 11 or 12 which is in the condition in which said inorganic filler in said resin constituent was located near said semiconductor device when the coefficient of thermal expansion of said semiconductor device is smaller than the coefficient of thermal expansion of said circuit board.

[Claim 15] The mounting object of the semiconductor device according to claim 12, 13, or 14 whose average of the vertical coefficient of thermal expansion to said circuit board of said resin constituent corresponds with the value of the vertical coefficient of thermal expansion to said circuit board of the connection part of said semiconductor device and said circuit board mostly.

[Claim 16] The mounting object of the semiconductor device according to claim 15 with which it has said resin constituent with which the rate of said

resin and said inorganic filler was adjusted so that the average of the vertical coefficient of thermal expansion to said circuit board of said resin constituent and the value of the vertical coefficient of thermal expansion to said circuit board of the connection part of said semiconductor device and said circuit board may be mostly in agreement. [Claim 17] The mounting object of the semiconductor device of 16 given in any 1 term from claim 11 using an inorganic filler spherical as said inorganic filler in said resin constituent.

[Claim 18] The mounting object of the semiconductor device of 17 given in any 1 term from claim 11 by which said semiconductor device is mounted in said circuit board using the solder bump.

[Claim 19] The mounting object of the semiconductor device of 17 given in any 1 term from claim 11 by which said semiconductor device is mounted in said circuit board using electroconductive glue. [Claim 20] The mounting object of the semiconductor device of 17 given in any 1 term from claim 11 by which said semiconductor device is mounted in said circuit board using a projection electrode and electroconductive glue.

[Claim 21] The mounting object of the semiconductor device of 20 given in any 1 term from claim 11 equipped with said semiconductor device with which coefficients of thermal expansion differ, and said circuit board.

#### DETAILED DESCRIPTION

[Detailed Description of the Invention]
[0001]

[Field of the Invention] This invention relates to the mounting approach of a semiconductor device, and its mounting object in detail about a semiconductor device.

#### [0002]

[Description of the Prior Art] When it mounts a semiconductor device to up to the circuit board conventionally, the approach by soldering is common. However, by the miniaturization of the package of a semiconductor device, and the increment in the number of connection terminals, spacing between connection terminals becomes narrow and it is becoming difficult gradually to cope with it with the conventional soldering technique in recent years. [0003] So, recently, the approach of aiming at a miniaturization and efficient use of a component-side product is invented by carrying out direct attachment of the naked semiconductor device on the circuit board. There is the following as the example.

[0004] First, in case the approach connects a semiconductor device to the circuit board electrically, it carries out the laminating of the solder layer beforehand formed of the vacuum evaporation film of an adhesion metal or a diffusion

prevention metal, and plating on the terminal electrode of a semiconductor device. And next, the face down of the semiconductor device which has the above electrode structure is carried out on the circuit board, it heats to an elevated temperature and welding of the solder on the terminal electrode of a semiconductor device is carried out to the connection electrode of the circuit board. [0005] According to this approach, it can carry out by putting connection in block, and the mounting structure by this approach has further the description that the mechanical strength after connection is strong. Therefore, it is supposed that it is this approach an effective approach. [0006] Moreover, in order to secure the stability of the joint by solder, the mounting object of the semiconductor device which carried out the resin seal of between a semiconductor device and the circuit boards is indicated by the U.S. Pat. No. 5121190 specification.

[0007] Hereafter, the mounting approach and mounting object of the conventional semiconductor device are explained.

Drawing 5 is the important section sectional view of the mounting object of the semiconductor device in the conventional technique. In drawing 5, the joint according [accord / the circuit board and 5 / a connection electrode / 1 / 2 / a semiconductor device and / 13] to solder in the terminal electrode of a semiconductor device 1 and 4 and 14 are

closure resin.

[0008] In this conventional technique, the semiconductor device 1 with which the solder bump was formed on the terminal electrode 2 is first carried in the position of the connection terminal 5 of the circuit board 4 by face down. Next, it heats to a 200-300-degree C elevated temperature, melting of the solder bump on the terminal electrode 2 is carried out, and welding is carried out to the connection terminal 5. By carrying out like this, a semiconductor device 1 and the circuit board 4 are connected by the joint 13 by solder. Then, the gap of a semiconductor device 1 and the circuit board 4 is filled up with liquefied closure resin 14, and heat hardening is carried out at the temperature of about 150 degrees C. According to the above process, the mounting object which closed the semiconductor device 1 by closure resin 14 can be acquired.

[0009]

[Problem(s) to be Solved by the Invention] However, in the mounting object of the above conventional semiconductor device, by change of the environmental temperature at the time of using the mounting object of this semiconductor device, the thermal stress by the difference of the coefficient of thermal expansion of a semiconductor device 1 and the circuit board 4 will arise, and the joint 13 by solder will be joined by that thermal stress. Moreover, when

using especially the mounting object of this semiconductor device in an elevated temperature field, also in the closure resin 14 with which the gap of a semiconductor device 1 and the circuit board 4 is filled up, the new thermal stress by thermal expansion will arise, and the joint 13 by solder will be joined by this thermal stress. Therefore, in this conventional mounting object, since all of such thermal stress join the joint 13 by solder, the dependability of the electrical installation of a semiconductor device 1 and the circuit board 4 gets worse. [0010] In order to avoid such thermal stress, it is necessary to secure the stability of the joint 13 by solder using what has a coefficient of thermal expansion small as closure resin 14 (it is a match to the coefficient of thermal expansion of the joint 13 according to solder still more preferably). As such (a coefficient of thermal expansion is small) closure resin 14, what carried out content of the inorganic filler about 40 to 75% of the weight (still more preferably about 50 - 60 % of the weight) can be considered in closure resin 14.

[0011] However, although it will solve about the thermal stress of the joint 13 by the solder which works perpendicularly (it only says also "perpendicularly" hereafter.) to the circuit board if such closure resin 14 (what has such a small coefficient of thermal expansion that it agrees in the coefficient of thermal

expansion of the joint 13 by solder) is used The circuit board is met and it is in parallel (it is hereafter called "the direction of a flat surface".). About the thermal stress produced according to the difference of the coefficient of thermal expansion of the semiconductor device 1 and the circuit board 4 which work, it is unsolvable. If about it and such closure resin 14 are used, the thermal stress of the direction of a flat surface will increase further.

[0012] Increase of such thermal stress of the direction of a flat surface is produced when coefficients of thermal expansion with the joint 13, the semiconductor device 1, and the circuit board 4 by solder differ greatly. That is, since it cannot be made to agree with the coefficient of thermal expansion of a semiconductor device 1 and the circuit board 4 even if it makes the coefficient of thermal expansion of closure resin 14 agree in the joint 13 of solder, increase of thermal stress takes place according to the difference of the coefficient of thermal expansion. Therefore, the thermal stress produced according to the difference of the coefficient of thermal expansion of the direction of these flat surfaces joins the joint 13 by solder, and worsens the dependability of the electrical installation of a semiconductor device 1 and the circuit board 4.

[0013] This invention was made in order to solve such a technical problem, and it aims at offering the mounting approach of the mounting object of a reliable semiconductor device, and the semiconductor device for obtaining this. [0014]

[Means for Solving the Problem] This invention for attaining the above mentioned purpose is the mounting approach of a semiconductor device of mounting a semiconductor device in the circuit board by face down, and is characterized by to have the process which mounts said semiconductor device in said circuit board, the process which fills up the gap of said semiconductor device and said circuit board with the liquefied resin constituent containing resin and an inorganic filler, and the process which hardens said resin constituent in the condition that said inorganic filler is located near the small member of a coefficient of thermal expansion.

[0015] By carrying out like this, the inclination of a coefficient of thermal expansion will occur in said resin constituent after hardening which intervenes between said semiconductor devices and said circuit boards between the part which has the distribution condition of said inorganic filler, i.e., said inorganic filler, and the part which is not. Therefore, a perpendicular direction and the direction of a flat surface can prevent effectively generating of the thermal stress by heat expansion of said resin

constituent by how said inorganic filler is distributed.

[0016] Moreover, when the coefficient of thermal expansion of said semiconductor device is larger than the coefficient of thermal expansion of said circuit board, it is desirable to harden said resin constituent in the condition that said inorganic filler is located near said circuit board. Since said inorganic filler has the effectiveness of raising thermal conductivity, according to said mounting approach, heat conduction over said circuit board improves, and the difference of the coefficient of thermal expansion of said semiconductor device and said circuit board is eased here, therefore, generating of the thermal stress said resin constituent after hardening will have the inclination of a coefficient of thermal expansion perpendicularly, and according to heat expansion of said resin constituent -- a perpendicular direction and the direction of a flat surface - it can prevent -- said semiconductor device and said circuit board · dependability · it can mount highly.

[0017] Furthermore, when the coefficient of thermal expansion of said semiconductor device is smaller than the coefficient of thermal expansion of said circuit board, it is desirable to harden said resin constituent in the condition that said inorganic filler is located near said semiconductor device. By carrying out like this, heat conduction over said

semiconductor device improves, the difference of the coefficient of thermal expansion of said semiconductor device and said circuit board is eased, and the direction of a flat surface can be prevented perpendicularly [generating / of the thermal stress by heat expansion of said resin constituent].

[0018] Moreover, as an approach of positioning said inorganic filler, the method of using the specific gravity difference of said resin in said liquefied resin constituent and said inorganic filler, the method of using the property in which the viscosity of said resin in said liquefied resin constituent falls rapidly in the state of an elevated temperature, etc. are desirable. Furthermore, the method of turning said circuit board over and using the specific gravity difference of said resin and said inorganic filler as an approach of locating said inorganic filler near said semiconductor device, is also desirable. Moreover, the method of performing positioning of said inorganic filler and hardening of said liquefied resin constituent at the same process is also desirable.

[0019] Furthermore, the approach of mounting said semiconductor device in said circuit board using a solder bump, the method of mounting said semiconductor device in said circuit board using electroconductive glue, the method of mounting said semiconductor device in said circuit board using a projection

electrode and electroconductive glue, etc. are desirable.

[0020] Moreover, said inorganic filler in said resin constituent is characterized by being in the condition to which the semiconductor device was mounted in the circuit board by the semiconductor device concerning this invention, and it was equipped with the resin constituent which contains resin and an inorganic filler in the gap of said semiconductor device and said circuit board, and the mounting object was located in it near the small member of a coefficient of thermal expansion. Furthermore, it is desirable to have said resin constituent from which a coefficient of thermal expansion changes perpendicularly to said circuit board. Moreover, when it being in the condition in which said inorganic filler in said resin constituent was located near said circuit board when the coefficient of thermal expansion of said semiconductor device is larger than the coefficient of thermal expansion of said circuit board, and the coefficient of thermal expansion of said semiconductor device are smaller than the coefficient of thermal expansion of said circuit board, it is desirable that it is in the condition in which said inorganic filler in said resin constituent was located near said semiconductor device. [0021] By having made it such a configuration, in a perpendicular direction, the average of the coefficient of thermal expansion of the perpendicular

direction of said resin constituent and the value of the coefficient of thermal expansion of the perpendicular direction of the connection part of said semiconductor device and said circuit board can be maintained almost identically, and the difference of the coefficient of thermal expansion by the side of said semiconductor device and said circuit board can be eased in the direction of a flat surface with said resin constituent from which a coefficient of thermal expansion changes perpendicularly. Therefore, a perpendicular direction and the direction of a flat surface are enabled to prevent effectively generating of the thermal stress by heat expansion of said resin constituent, and when the coefficients of thermal expansion of said semiconductor device and said circuit board differ, the mounting object of a reliable semiconductor device can be acquired. [0022] Furthermore, it is desirable to have said resin constituent with which the rate of said resin and said inorganic filler was adjusted so that the average of the vertical coefficient of thermal expansion to said circuit board of said resin constituent and the value of the vertical coefficient of thermal expansion to said circuit board of the connection part of said semiconductor device and said circuit board may be mostly in agreement. It is also desirable that the spherical inorganic filler is used as said

inorganic filler in said resin constituent. [0023] Moreover, it is also desirable that said semiconductor device is mounted in said circuit board using a solder bump, that said semiconductor device is mounted in said circuit board using electroconductive glue, and that said semiconductor device is mounted in said circuit board using a projection electrode and electroconductive glue.

### [0024]

[Embodiment of the Invention] Hereafter. the gestalt of operation of this invention is explained based on a drawing. Drawing 1 shows process drawing about the mounting approach of the semiconductor device concerning the first operation gestalt of this invention. As for resin and 9, in drawing 1, the resin constituent with 1 [liquefied / a semiconductor device, the joint according / 2 / 3 / a terminal electrode and / 6 / to electroconductive glue in electroconductive glue and 4, and 7] according [the circuit board and 5] to a connection electrode and 8 are [an inorganic filler and 10 ] the resin constituents after hardening. Hereafter, based on process drawing of drawing 1, the mounting approach of the semiconductor device concerning this first operation gestalt is explained. [0025] First, as shown in drawing 1 (a), electroconductive glue 3 is beforehand formed in the terminal electrode 2 of a semiconductor device 1. In this case, electroconductive glue 3 may be directly

formed on the terminal electrode 2, and may be formed on the projection electrode (bump) beforehand formed in the terminal electrode 2.

[0026] Next, as shown in drawing 1 (b), this semiconductor device 1 is made a. face down (facing down), alignment is performed to the position of the connection electrode 5 of the circuit board 4 (for example, GARAEPO substrate), and a semiconductor device 1 is carried on the circuit board 4. Thereby, the terminal electrode 2 of a semiconductor device 1 and the connection electrode 5 of the circuit board 4 are electrically connected by the joint 6 by electroconductive glue. In this case, the coefficient of thermal expansion of a semiconductor device 1 is smaller than the coefficient of thermal expansion of the circuit board 4.

[0027] Next, as shown in drawing 1 (c), the gap of a semiconductor device 1 and the circuit board 4 is filled up with the liquefied resin constituent 7. And as shown in drawing 1 (d), the liquefied resin constituent 7 is stiffened by turning the circuit board 4 over and heating at the temperature of about 150 degrees C. If it does so, the inorganic filler 9 can obtain the resin constituent 10 after hardening in the condition of having sedimented to the semiconductor device 1 side, in the liquefied resin constituent 7 according to the specific gravity difference of resin 8 (for example, epoxy

resin) and the inorganic filler 9 (for example, silica).

[0028] According to the above process, the mounting object of the semiconductor device 1 as shown in drawing 2 can be acquired. In the liquefied resin constituent 7 used at this time, resin 8 and the inorganic filler 9 contain at least. Moreover, as this resin constituent 7, that to which the rate of resin 8 and the inorganic filler 9 is adjusted is used so that the coefficient of thermal expansion of the resin constituent 10 after hardening may be in agreement with the coefficient of thermal expansion of the joint 6 of electroconductive glue. For this reason, even if it is in the condition in which the inorganic filler 9 sedimented in the resin constituent 10 after hardening, the coefficient of thermal expansion of the perpendicularly the resin constituent 10 after hardening averaged is in agreement with the coefficient of thermal expansion of the perpendicular direction of the joint 6 of electroconductive glue.

[0029] Moreover, in the above mentioned process, since it was made to harden where the inorganic filler 9 is brought near by the semiconductor device 1 side, by the semiconductor device 1 side with a small coefficient of thermal expansion, the coefficient of thermal expansion of the direction of a flat surface of the resin constituent 10 after hardening is small, and as it said that it was large, it has the inclination of a coefficient of thermal

expansion perpendicularly in the resin constituent 10 after hardening by the circuit board 4 side with a large coefficient of thermal expansion. [0030] Therefore, when using a semiconductor device 1 at an elevated temperature, generating of the thermal stress of the perpendicular direction by the thermal expansion of the resin constituent 10 after hardening which exists in the gap of a semiconductor device 1 and the circuit board 4, and the direction of a flat surface can be prevented. Consequently, the mounting object of the reliable semiconductor device 1 of electric connection can be acquired.

[0031] Moreover, by making it the above configuration, in case it returns to ordinary temperature after carrying out heat hardening of the liquefied resin constituent 7, generating of the thermal stress of the perpendicular direction by the heat shrink of the resin constituent 10 after hardening and the direction of a flat surface can be prevented. Therefore, the dependability of the electric connection at the time of mounting a semiconductor device 1 in the circuit board 4 improves.

[0032] <u>Drawing 3</u> shows the mounting object of the semiconductor device concerning the second operation gestalt of this invention. As for the joint according [accord / the circuit board and 5 / a connection electrode / 1 / 2 / a

semiconductor device and /6] to electroconductive glue in a terminal electrode and 4, and 10, in drawing 3, the resin constituent after hardening and 11 are projection electrodes. [0033] The mounting object of the semiconductor device concerning this second operation gestalt is considered as the configuration which formed the projection electrode 11 in the terminal electrode 2 of a semiconductor device 1. Other configurations are the same as that of the operation gestalt of the above first substantially. Au etc. is used as an ingredient of the projection electrode 11. If it is the configuration which formed the projection electrode 11 in the terminal electrode 2 as shown in this second operation gestalt, in addition to the effectiveness of the operation gestalt of the above 1st, the breadth of the electroconductive glue at the time of mounting a semiconductor device 1 in the circuit board 4 can be regulated, and it will become joinable in a detailed pitch. [0034] Drawing 4 shows the mounting object of the semiconductor device concerning the third operation gestalt of this invention. In drawing 4, 1 is a semiconductor device and a joint according [accord / a connection electrode and 10 / the resin constituent after hardening / 2 / 4 / a terminal electrode and / 12] to solder in the circuit board and 5.

[0035] The mounting object of the

semiconductor device concerning this third operation gestalt is considered as the configuration which mounted the terminal electrode 2 of a semiconductor device 1 in the terminal electrode 5 of the circuit board 4 by the joint 12 by solder. Other configurations are the same as that of the operation gestalt of the above first to a real enemy.

[0036] If it is the configuration which mounts a semiconductor device 1 in the circuit board 4 using the joint 12 by solder as shown in this third operation gestalt, in addition to the effectiveness of the operation gestalt of the above 1st, a semiconductor device 1 can be more firmly mounted in the circuit board 4. Moreover, by the mounting approach by the conventional solder, although the quality of the material of the circuit board was limited to the thing (for example, ceramic substrate) near the coefficient of thermal expansion of a semiconductor device on the problem of thermal stress, according to this operation gestalt, it becomes possible to use the circuit board of all the quality of the materials.

[0037] Moreover, in the above operation gestalt [first], the second operation gestalt, and the third operation gestalt, although the configuration which made the inorganic filler 9 in a resin constituent sediment to a semiconductor device 1 side was explained supposing the case where the coefficient of thermal

expansion of the circuit board 4 is larger than the coefficient of thermal expansion of a semiconductor device 1, this invention is not limited to this. When the coefficient of thermal expansion of the circuit board 4 is smaller than the coefficient of thermal expansion of a semiconductor device 1 (relation contrary to this operation gestalt), it is good, and this configuration can be easily obtained by making it harden without turning the circuit board 4 over, the configuration which made the inorganic filler 9 in a resin constituent sediment to a circuit board 4 side, then in case a liquefied resin constituent is hardened.

#### [0038]

[Effect of the Invention] According to the mounting approach of the semiconductor device concerning this invention, when producing the mounting object of a semiconductor device and the process changed into an ordinary temperature condition from an elevated temperature condition is performed, generating of the thermal stress of the perpendicular direction by the heat shrink of a resin constituent and the direction of a flat surface can be prevented, therefore, a semiconductor device - the circuit board ·· dependability ·· it can mount highly. [0039] Moreover, according to the mounting object of the semiconductor device concerning this invention, when using the mounting object of this semiconductor device in the state of an

elevated temperature, even if it is, generating of the thermal stress of the perpendicular direction by the thermal expansion of a resin constituent and the direction of a flat surface can be prevented. Therefore, the mounting object of a semiconductor device becomes what has high dependability.

#### DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]
[Drawing 1] Process drawing showing the mounting approach of the semiconductor device concerning the first operation gestalt of this invention

[Drawing 2] The important section sectional view of the mounting object of the semiconductor device concerning the first operation gestalt of this invention

[Drawing 3] The important section sectional view of the mounting object of the semiconductor device concerning the second operation gestalt of this invention [Drawing 4] The important section sectional view of the mounting object of the semiconductor device concerning the third operation gestalt of this invention [Drawing 5] The important section

[Drawing 5] The important section sectional view of the mounting object of the semiconductor device in the conventional technique

[Description of Notations]

- 1 Semiconductor Device
- 2 Terminal Electrode

- 3 Electroconductive Glue
- 4 Circuit Board
- 5 Connection Electrode
- 6 Joint by Electroconductive Glue
- 7 Liquefied Resin Constituent
- 8 Resin
- 9 Inorganic Filler
- 10 Resin Constituent after Hardening
- 11 Projection Electrode
- 12 13 Joint by solder
- 14 Closure Resin

# 일본공개특허공보 평09-266229호(1997.10.07) 1부.

[첨부그림 1]

Cited Reference

(19)日本国特許庁 (JP)

(2) 公開特許公報(A)

(11)特許出國公開番号


特開平9-266229

(43)公開日 平成9年(1987)10月7日

(51) Int.CL*	就照記号 广内整理会号	. <b>F</b> I	技術表示部所
HOLL 21/60		HO11 21/60	3115
21/58		21/58	R
23/29	i	HOSK 1/18	J
23/31		HO1L 23/30	Z
H05K 1/18	:		
		<b>等空間水 未能</b>	R 耐水項の取21 OL (全 8 頁)
(21) 出版等 特徵字8-73874 (71) 出版人 900005821		5821	
(22) (1) (2)	平成6年(1990.1) 月28日		图图度连续式会社 图门其市大学門第1000番地
		(72)発明者 別所	方金
		1	行其市大学門真1006番地 松下電器 E式会社内
		(74)代油 1 40和	<b>本内 食幸 (9) 1名)</b>

#### (64) 【預明の名割 ・ 半導体設置の実施方法をよび半導体設置の実施体

【該題】 半连体装置をフェースタウンで回路等級に実装した手塔体装置の実験体において、半路体装置と回路であり、全場での機能の信頼性を向上させる。
「原沢手段」 半海体装置が回路等域に実礎され、半海体装置と回路等板にの間距に増鉛8と無機フィラー9とを含む智能組成物10が備えられ、智能組成物10中の無数フィラー9が無影際係数の小さい部件の近傍に位置した情報である。



#### 【特許請求の範囲】

(請求項1) 半述休疑置をフェースダウンで回路等仮 に窓根する半導体装置の実現方法であって、前記半導体 装置を付記回路基板に実装する工程と、前記半導体 決定の路路はの路路に無路フィラーとを含む 液状の路路は取り、たではする工程と、前記無限フィラー が終底係数の小さい部材の近停に位置する状態で射記 報路の根拠を使化する工程とと有することを特徴とする 半導体装置の実現方法。

[詩求項2] 村記半選体装置の無能競係数が村記回路 基版の無能競係数よりも大きい場合には、村記無数フィ ラーが村記回路基板の近傍に位置する状態で村記書館組 成物を硬化する跡求項1記載の半導体装置の実践方法。

(請求項3) 村記半路体装置の無影級係数が村記四路 審版の無影級係数よりも小さい場合には、村記無義フィ ラーが村記半路体装置の近側に位置する状態で付記機能 組成構を硬化する請求項1記載の半路体装置の実装方 注

[請求項4] 対記無機フィラーの位置決めを行う方法 として、対記操状の機能組成物中の対記機能と対記無機 フィラーとの比重差を利用する語彙項1,2または3記 数の半速体装置の実験方法。

(訪求項 5) 対記無機フィラーを前記半選体装置の近 例に位置させる方法として、前記回路 萎板を表返して約 記聞能と前記無機フィラーとの比重差を利用する語彙項 3記載の半導体装置の実装方法。

[請求項6] 前記無機フィラーの位置決めを行う方法として、 お記録状の管路組成物中の前記機能の粘度が高温状態で急激に下がる性質を利用する請求項でかららのしずれか1 項記載の半退体装置の実装方法。

【語 求項7】 前記無機フィラーの位置決めと、対記決 状の倒距組 域物の硬化 とを同一の工程で行う請求項5記 戦の半等体装置の実装方法。

(議・共将8) 前記半速体装置を半田ハンプを用いて付記回路基板に実装する該求項1から7のいずれか1項記載の半途体装置の実践方法。

【議求項9】 前記半導体装置を導電性接名割を用いて 村記回路基切に実装する該求項1から7のいずれか1項 記載の半導体装置の実装方法。

[[編末項1.0] 対記半導体発達を交起電優と導電性接 者利とを用いて対記回路等版に実施する語本項1から7 のいずれか1項記載の半導体発達の実装方法。

【語求項 1 1】 半導体装置が回路 巻切に実装され、材 記半 単体装置と対記回路 巻切との間段に世胎と無視フィ ラーとを含む機能超減物が構えられ、対記機能超減物中 の対記無視フィラーが無限保護の小さい部材の近便に 位置した状理であることを特徴とする半導体観電の実装 体。

[請求項1:2] 無應張係数が対記回路登場に対して登 適方向に変化する対記機能通過物が備えられている結求 項1 1記載の半導件装置の実装体。 【請求項13】 対記半等体装置の無寒無係数が対記回路等版の無寒無係数よりも大きい場合には、対記機能組成物中の対記無機フィラーが対記回路等板の近傍に位置した状態である請求項11または12記載の半接体装置の実装体。

【諸求項14】 対記半導体装置の無能無係数が対記回 許事板の無能無係数よりも小さし場合には、対記機能組 成物中の対記無機フィラーが対記半導体装置の近傍に位 置した状態である諸求項11または12記録の半導体装 置の実装体。

【請求項16】 対記倒能組成物の対記回路至版に対する重直方面の熱態職係数の平均値と、対記単域体表置と対記回路登板との模様部分の対記回路至版に対する重直方面の無影器係数の値とが同様一致するように、対記問能と対記無機フィラーとの割合が調整された対記機能は対の値えられている請求項15記載の平準体製置の実現体、

【請求項17】 対記 関節組成物中の対記無機フィラー として、球状の無機フィラーを用いた語求項11から1 5のいずれか1項記録の半途体表置の実装体。

【諸求項18】 対記半路体級遣が半田バンブを用いて 対記回路装板に実装されている諸求項11から17のい ずれが1項記載の半路休級遣の実務体。

【訴求項19】 対記半媒体装置が整電性接名対を用いて対記回路基例に実験されている訴求項11から17のいずれか1項記載の半導体複音の実施体。

【諸本項20】 対記半路体装置が突起電極と路電住接 表到とを用いて封記回路要板に実装されている諸本項1 1から17のいずれか1項記載の半路体装置の実装体。 【諸本項21】 熱胀既低数の異なる対記半路体装置と 封記回路基板とが挿えられている諸求項11から20の

いずれか1項記載の半導体装置の実装体。

#### 「発明の詳細な説明」

【美明の属する技術分野】本美明は、半塩体装置に関し、詳しくは半塩体装置の実験方法およびその実験体に関するものである。

[:00:02]

【従来の技術】従来、半導体装置を回路参振上へ実験ずる場合には、単田付けによる方法が一般的である。しかし、近年、半導体装置のパッケージの小型化と接続端子数の増加により、接続端子間の間隔が続くなり、従来の単田付け技術によって対処することが栄発に困難になってきている。

【0003】 そこで、最近では、緑の半導体装置を回路 萎振上に直付けすることによって、実装面接の小型化と 効率的使用とを図ろうとする方法が考え出されている。 その一例として次のようなものがある。

[0004] その方法は、まず、半導体装置を回路基板に電気的に関税する際に、半導体装置の端子電極上にあらかしの密毛金属や拡散的止金属の無高限と、メッキによって形成された半田屋とを接着させる。そして、次に、以上の電極構造を有する半導体装置を回路基板上にフェースダウンさせ、高温に加熱して半導体装置の電子電極上の半田を回路基板の接段電極に融高させるというものである。

【0005】この方法によれば、機能を一括して行うことができ、さらに、この方法による実践構造は、接続後の根据は的強度が強いという特徴を有する。 したがって、この方法は、有効な方法であるとされている。

[0006] また、米国府許第5121190号明過書には、平田による接合部の安定性を確保するために、平 選体装置と回路差別との間を養殖対止した平理体装置の 実装体が開示されている。

【0007】以下、従来の半迭体装置の実装方法とその実践体について延明する。回ちは、従来技術における半迭体装置の実装体の要割断面図である。図らにおいて、1は半路体装置、2は平場体装置1の転子電低、4は回時基板、5は度台部、14は対止機能である。

【0008】この従来技術においては、まず、端子電信2上に半田バンブが形成された半等体装置1を、回路登板4の接接場子の所定の位置に、フェースダウンで搭載する。次に、200~300℃の高温に加速して、端子電極2上の半田バンブを溶融させ設策場子5に随るさせる。こうすることにより、半導体設置1と四路登版4との間段に波状の對止機能14を発成し、150で環境の選集で加熱硬化する。以上の工程により、半導体設置1を引出機能でする。以上の工程により、半導体設置1を引出機能14で對止した実装体を得ることができる。

[0000]

【発明が解決しようとする問題】しかしながら、以上の 従来の半導体破虚の実硬体においては、この半導体映虚 の実践体を使用する際の環境温度の変化により、半導体 装置 1 と回路 芸版4 との熱感景保教の差による熱応力が 生じ、その熱成力が半田による機合部13に加わること となる。また、この半導体硬度の実硬体を何に高温傾極 で使用する場合には、半導体硬度1と回路 芸版4との間 関に完確されている對止問題14においても熱態張による る新たな熱応力が生じ、この熱応力も半田による機合 13に加わることとなる。したかって、この従来の実装 体においては、これらの熱応力がすべて半田による検合 部13に加わるので、半導体硬置1と回路 芸版4との母 家的機様の信頼性が悪化する。 【0010】これらの熱応力を適けるためには、対止樹脂14として熱彫張係数の小さなもの(さらに好ましくは半田による検合部13の無影張係数に一致するもの)を用いて、半田による検合部13の安定性を確保する必要がある。このような(熱彫様保数の小さい)対止樹脂14としては、対止樹脂14中に無機フィラーを約40~75重量%(さらに好ましくは約50~60重量%)含有させたものが考えられる。

【0011】しかし、このような対止機能14 (半田による接合部13の熱能機係数に合致する程に小さい熱能 既係数を有するもの)を用いると、固路基場に対して垂 面方向(以下、単に「重直方向」ともいう。)に動く半 田による接合部13の熱応力については解決するが、固 選番場に沿って平行方向(以下、「平面方向」とい う。)に働く半途体装置1と回路基場4をの終態張任数 の窓によって半ずる熱広力については解決できない。そ 材はかりか、このような対止機能14を用いると、平面 方面の熱応力は一層伸大する。

【00.12】このような平面方面の熱応力の増大は、単田による接合部13と半導体装置1および回路萎板4との熱能既低数が大きく異なることにより生する。つまり、対止間間14の熱能能低数を平田の接合部13に合数させたとしても、半導体装置1および回路萎板4の熱能低数の接によって熱応力の増大が起こるのである。したがって、これら平面方面の熱能低低数の差により生する熱応のが、半田による接合部13へ加わり、半導体装置1と回路萎板4との電気的機様の修練性を運化させる。

[10013] 本発明は、このような課題を解決するためになされたもので、信頼性の高い平坯体装置の実装体と、これを得るための半導体装置の実装方法を提供することを目的とする。

[0014]

【課題を解決するための手段】上記目的を達成するための本第明は、半級件装置をフェースタウンで回路等板に実践する半路件装置の実現方法であって、前記半路体装置を対比回路等板に実践する工程と、前記半路体装置と前記回路等板との間隔に常路工程と、前記無限フィラーとを含む液状の樹脂退成物を発氓する工程とを得することを特致とする。【0015】こうすることにより、前記半路体装置と前記回路等板との間に介在する硬化核の前記増加組成構造により、可以対抗に大は、前記無限フィラーの分布状態、可より前記無限フィラーの方の表別、成立、前記機能成为の機能が発生することとなる。したがって、前記機能成为の機能が発生することとなる。したがって、前記機能成为の機能が限さが発生することとなる。したがって、前記機能成为の機能が限上する地応力の発生を、垂直方向台よび平面方向と

もに効果的に防止することができる。

【0016】また、対記半導体装置の熱膨脹係数が封記 回路萎仮の無膨胀係数よりも大きい場合には、前記無機 フィラーが前記回路基版の近傍に位置する状態で制記樹 暗組 城物を硬化することが好ましい。 ここで前記無機フ ィラーは、原伝導性を向上させる効果を有するので、対 記案装方法によれば前記回路基板に対する熱伝導が向上 し、前記手導体装置と前記回路基板の熱膨脹係数の差が 援和される。したがって、硬化径の村記御順組成物は重 直方向に熱膨脹低致の傾きを有することとなり、前記樹 **脳組成物の陰膨脹による無応力の発生を重直方向および** 平面方向ともに防止することができ、前記半導体装置と 前記回路基板とを信頼性高く実装することができる。 【ロロ17】さらに、付記半導体装置の熱膨脹係数が対 記回路基板の熱膨脹低数よりも小さい場合には、前記無 機フィラーが対記半導体装置の近傍に位置する状態で前 記憶脳組成物を硬化することが好ましい。 こうすること により、前記半導体装置に対する熱伝導が向上し、前記 半導体装置と対記回路基板の無影脈係数の差が緩和さ れ、前記僧昭組成物の無影展による無応力の発生を垂直 方向におよび平面方向ともに助止することができる。 【〇〇18】また、前記無機フィラーの位置決めを行う 方法としては、対記波状の樹脂組成物中の対記機能と対 記無視フィラーとの比重差を利用する方法、および付記 液状の樹脂組成物中の前記樹脂の粘度が高温状態で急激 に下がる性質を利用する方法等が好ました。 さらに、 討 記無機フィラーを耐記半導体装置の近傍に位置させる方 法として、前記回路基版を表述して前記機能と前記無機 フィラーとの比重差を利用する方法も好ましい。また、 **前記無機フィラーの位置決めと、前記液状の樹脂組成物** 

[0019] さらに、付記半路体装置を半田パンプを用いて対記回路登場に実装する方法、対記半路体装置を延 を性限を到を用いて対記回路登場に実装する方法、およ び対記半路体装置を実起电板と路電性接も到とを用いて 対記回路登場に実装する方法等も紆ましい。

の硬化とを同一の工程で行う方法も好ましい。

10 02 0] また、本架明に係る半導体を置に実現体は、半導体装置が回路基板に実践され、前記半導体装置と前記回路基板に実践され、前記半導体装置と前記回路基板との間壁に増延と無視フィラーとを会で、増延組成物が備えられ、前記部部のは、上水がであることを特徴とする。さらに、上半膨低生物が耐む回路基板のはであることを特徴とする。さらに、対記半導体装置の無膨低低数が前記回路基板の熱膨低低数よりも大きい場合には、対記性路段域物中の背記無視フィラーが対記回路基板の近傍に位置した状態であることがお記半導体装置の連合には、対記性路段域が前記回路基板の熱膨低低数とりも大きい場合には、対記性路段が前記回路基板の熱膨低低数とりも大きに、対記性路段の熱膨低低数とが前記回路基板の熱膨低低数とが可能に関係フィラーが対記半導体装置の延停に位置した状態であることが好ましい。

【0021】このような構成にしたことにより、垂直方向においては、対記書語組成物の垂直方向の熱影染係致の平均値と、対記書塔体装置と対記回路萎版との接続部分の垂直方向の熱影染係数の値とをほぼ同一に推持することができ、平面方向においては、垂直方向に熱影像係数が変化する前記憶路組成物によって、対記書降係復置側と対記回路萎減側との熱影脈係数の差を採和することができる。したがうて、対記書略組成物の終影限による地向力の発生を垂直方向および平面方向を形成による地向力の発生を垂直方向おより、対記事略級を震と対定回路差板の発生を垂直方向おより、対記事等体表置と対定回路差板の無限を数が異なる場合においても、情額性の高い半途体装置の実践体を得ることができる。

【ロロ22】さらに、対記書館組成物の対記回路登板に 対する重直方向の除影機係数の平均値と、前記半導体姿 置と対記回路登板との接続部分の対記回路登板に対する 重直方向の除影能係数の値とがほぼ一致するように、前 記書館と対記無機フィラーとの配合が調整された対記書 間組成物が備えられていることが呼ましい。前記書館組 成物中の対記無機フィラーとしては、球状の無機フィラーが用いられていることがほました。

【0023】また、前記半導体装置が単田ハンプを用いて付記回路英偏に実験されていること、前記半導体延置が基金性接名列を用いて付記回路基偏に実験されていること、および前記半導体硬度が突起機能と基金性接名列とを用いて付記回路基仮に実装されていることも好ましい。

#### [0024]

【発明の実施の形態】以下、本発明の実施の形理について、回面に基づいて説明する。回1は、本発明の第一の実施形理に係る半等体験者の実験方法についての工程図を示している。回1において、1は半等体験者。2は第一手電極、3は等電性投資利、4は回路等板、5は接続電極、5は時間による接合部、7は液状の密路組成物、8は開路、9は無機フィラー、10は硬化後の密路組成物である。以下、回1の工程図に基づいて、この第一の実施形理に係る半等体表面の実装方法について説明する。

【0025】まず、図1(6)に示すように、半途体験 週1の端子电極2にあらかじの返電性度者到3.を形成す る。この場合、返電性度者到3は、編子電極2の上に直 規形成してもよいし、編子電極2にあらかじの形成した 突起電極(パンプ)の上に形成してもよい。

【DO26】 次に、図1(b)に示すように、この半導体硬度1をフェースダウン(下向き)にして回路萎続4(例えばガラエボ萎続)の接続転帳5の所交の位置に位置されてを行い、回路萎続4の上に半導体装置1を搭載する。これにより、半導体装置1の端子電帳2と回路萎続4の損耗電橋5とが導電性接着利による接合部5によって電気的に接続される。この場合、半導体装置1の原

膨張係数は回路基版4の熱膨張係数よりも小さい。

【0027】 次に、回1 (o) に示すように、半導体装 置1 と回路基振4との間隔に液状の機能組成物でを充填 する。そして、図1 (d) に示すように、回路基版4を 表近して150で程度の速度で加熱することにより液状 の問題は成物でを硬化させる。そうすると、液状の樹脂 組成物7中で、歯脂8(例えばエポキシ樹脂) と無捷フ ィラー9(何えばシリカ)との比重差によって無機フィ ラー9が平塔体装置1側に沈降した状態での硬化体の樹 脂組成物 1.0を得ることができる。

【0028】以上の工程により、図2に示すような手塔 体装置 1 の実装体を得ることができる。 このとき用いら れる液状の樹脂組成物でには、少なくとも機能はと無機 フィラー9とが含有されている。またこの樹脂組成物で としては、硬化径の樹脂組成物10の熱膨張係数が延電 性技術剤の接合部6の無能張係数に一致するように、樹 188と無機フィラータとの割合が調整されているものが 用いられる。このため、硬化後の歯脂組成物10中で無 機フィラー9が沈降した状態であっても、 硬化後の樹脂 組成物10の平均した重直方向の無形張係数は基金性接 革剤の接合部5の重直方向の熱膨張係数と一致してい る.

【ロロ29】また、上記工程においては、無機フィラー 9を半導体装置1側に寄せた状態で硬化させたので、硬 化後の樹脂組成物 1 0 の平面方向の熱影張係数は、熱影 張保敦の小さい半座体装置 1 側では小さく。 熱膨張係数 の大きい回路差板4個では大きいといったように、 硬化 後の機能組成物 10中で垂直方向に熱膨張係数の傾斜を

【〇〇3〇】したがって、半導体装置、1 を高温で使用す る場合においても、半事体装置 1 と回路基板 4 との間膜 に存在する硬化後の樹脂組成物10の無膨張による垂直 方向および平面方向の熱点力の発生を防止することがで きる。その結果、電気的な技師の信頼性の高い半導体装 食1の実験体を得ることができる。

【0031】また、以上の構成にすることにより、液状 の機能組成物でを加熱硬化した後に常温に戻す際におい ても、硬化後の機能組成物 1 0 の熱収算による重直方向 および平面方向の熱応力の発生を助止することができ る。したがって、半導体装置 1 を回路 芸板 4 に実装する 際の母気的な接続の信頼性が向上する。

【〇〇〇2】図3は、本発明の第二の実施形態に係る半 基体装置の実装体を示している。図3において、1は単 「媒体装置、2は据子電性、4は回路基板、5は接続電 低、 6は福電性投表剤による接合部、10は硬化後の樹 脳組成物、11は突起電機である。

【0033】この第二の実施形理にほる半導体装置の実 被体は、半導体装置1の端子電径2に交起電径11を設 けた構成としている。その他の構成は、実質的に上記第 一の実施形態と同様である。突起電極11の材料として

は、 A u 等を用いる。 この第二の実施形態に示したよう に、 堀子電極 2に完起電極 1 1を設けた構成とすると 上記第1の実施形態の効果に加えて、半導体装置1を回 路葵板4に実装する陽の築竜性提表剤の広がりを規制す ることができ、微細ピッチでの接合が可能となる。 【〇〇34】図4は、本発明の第三の実施形態に係る半 築体装置の実装体を示している。図4において、1は半 塩休装置、2は端子電極、4は回路萎振、5は接続電

部である。 [10035] この第三の実施形態に係る半迄体装置の実 装体は、半導体装置 1 の端子電極2を回路基板4 の端子 電極5に半田による接合部12で実装した様成としてい る。その他の博成は、実質家に上記第一の実施形態と同 様である。

極、 10は硬化後の樹脂組成物、12は半田による接合

【0036】この第三の実施形態に示したように、単田 による複合部12を用いて半導体装置1を回路基板4に 実装する構成とすると、上記第1の実施形態の効果に加 えて、半導体装置1を回路基振4に、より強固に実装す ることができる。また、従来の半田による実装方法で は、熱応力の問題で回路基板の材質が半導体装置の熱胀 **張保敦に近いもの(例えば、セラミック萎切)に限定さ** れていたが、本実施形型によれば、あらゆる材質の回路 茎板を用いることが可能となる。

【ロ037】また、以上の第一の実施形態。第二の実施 形態および第三の実施形態においては、単導体装置1の 熱膨脹低激よりも回路基板4の熱膨脹低数の方が大きい 場合を想定して、機能組成物中の無機フィラー・9を半導 体装置 1 側に沈降させた構成について説明したが、本発 明はこれに限定されるものではない。半導体装置すの熱 影紙係数よりも回路 藝版 4 の熱影服係数の方が小さい場 合(本実施形態と逆の関係)には、樹脂組成物中の無機 フィラー9を回路基板4側に沈陽させた構成とすればよ く、この構成は、液状の樹脂組成物の硬化を行う際に、 回路 茶板 4 を表退さずに硬化させることによって容易に 得ることができる。 [0038]

【発明の効果】本発明に係る半導体装置の実装方法によ れば、半媒体装置の実装体を生産する際に高温状態から 常温状態にする工程を行った場合においても、 樹脂組成 物の熱収縮による重直方向および平面方向の熱応力の発 生を防止することができる。 したがって、半導体装置を 回路基板に信頼性高く実装することができる。

【0039】また、本発明に係る半導体装置の実装体に よれば、この半導体装置の実装体を高温状態で使用する 場合にあっても、樹脂組成物の熱態張による垂直方向お よび平面方向の熱応力の発生を防止することができる。 したがって、半導体装置の実装体は信頼性の高いものと なる。 【図面の簡単な説明】

- [四 1] 本発明の第一の実施形態に係る半速体装置の実 接方法を示す工程図 ・[図 2] 本発明の第一の実施形態に係る半導体装置の実 装体の要認動面図 「図 3] 本発明の第二の実施形態に係る半導体装置の実 設体の実認動面図 「図 4] 本発明の第三の実施形態に係る半導体装置の実 硬体の要認動面図 「図 4] 本発明の第三の実施形態に係る半導体装置の実 硬体の要認動面図 「図 5] 従来技術における半導体装置の実装体の要認断
- 面図 【符号の説明】 1 半選件装置
- 2 端子電極

[☑ 1

[2]

3 「基電性接着剤

5

1.0

1 1

14

固路泰板

接抗電極

樹脂

9 ・無機フィラー

**美起卷**倕

對止世陷


導電性接表剤による接合部

液状の樹脂組成物


硬化後の樹脂組成物

12,13 半田による接合部

[E 3]








(b)






[图5].

(d)

(⊠41



# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

□ BLACK BORDERS
□ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
□ FADED TEXT OR DRAWING
□ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
□ COLOR OR BLACK AND WHITE PHOTOGRAPHS
□ GRAY SCALE DOCUMENTS
□ LINES OR MARKS ON ORIGINAL DOCUMENT
□ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY

## IMAGES ARE BEST AVAILABLE COPY.

☐ OTHER: \_\_\_\_\_

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.